

# JFET AC Analysis

by Kenneth A. Kuhn  
Nov 17, 2001, Sept. 22, 2008

## Introduction

This note will discuss AC analysis using the  $g_m$  JFET model shown in Figure 1 for the three types of amplifiers: common-source, common-gate, and common-drain. For each type of amplifier the goal is to determine the input resistance,  $r_{in}$ , output resistance,  $r_o$ , and voltage gain. The voltage gain may be either the unloaded stage gain, the loaded stage gain, or the net voltage gain depending on what is needed. The analysis is simplified by first developing general equations for the AC terminal resistances of the JFET and then using this result to compute the input and output resistances of each of the three amplifier types.




Figure 1: Simple AC model for JFET

Before proceeding with AC analysis, we must have a value for  $g_m$ . The transconductance,  $g_m$ , of the JFET is determined by first performing a bias analysis to calculate the drain current,  $I_D$  for a given  $I_{DSS}$  and  $V_P$  for the JFET. Note that the parameters,  $I_{DSS}$  and  $V_P$ , vary widely for any given type of JFET so both the bias analysis and AC analysis must be performed for each set of  $I_{DSS}$  and  $V_P$  of interest.

The  $g_m$  of a JFET is calculated by

$$g_m = | 2 * \text{sqrt}(I_D * I_{DSS}) / V_P | \quad \text{Eq. 1}$$

Note the absolute value is used to make the calculation independent of whether an N-channel or P-channel JFET is being used since  $g_m$  is always a positive quantity.

# JFET AC Analysis

## AC terminal resistances

The first step in AC analysis is to develop equations that give us the AC resistance looking into each transistor terminal. The result of these calculations will enable us to easily calculate the input and output resistances of transistor amplifiers including the bias circuit. The  $g_m$  model and standard circuit is shown in Figure 2. We define one set of AC resistances looking out of the transistor terminals and another set of AC resistances looking into the transistor terminals. Each of these is easy to calculate.




Figure 2: JFET AC terminal resistances

Any combination of resistances can be reduced to a single resistor. In order that we do not have to be concerned about the specific resistors in the external circuit for our analysis, the external circuit is reduced to three resistances,  $R_G'$ ,  $R_S'$ , and  $R_D'$ . These are the external AC resistances seen looking out of the particular terminal of the transistor.

For the three types of amplifiers,  $R_G'$ ,  $R_S'$ , and  $R_D'$  will consist of external resistance combinations different for each amplifier type. In all cases, it should be obvious how to compute these resistances. Simply imagine yourself looking out of the specific transistor terminal and seeing the net AC resistance to ground. For example, for the common-source amplifier,  $R_G'$  may be  $R_G$  (or the parallel combination of the voltage divider bias resistors,  $R_{G1}$  and  $R_{G2}$ ) also in parallel with  $R_A$  since the coupling capacitor is an AC short.  $R_S'$  may be  $R_S$  in parallel with  $R_{S1}$  for a common-source circuit or  $R_S$  in parallel with  $R_L$  in a common-drain circuit.  $R_D'$  may be  $R_D$  in parallel with  $R_L$  for common-source and common-gate circuits. For the common-gate circuit,  $R_S'$  is generally just  $R_S$ . The point is that no matter what the external circuit, it will be reduced to a single resistance representing the AC resistance. For this process, all coupling and bypass capacitors are treated as short circuits to AC which in fact they are at the signal frequencies we are using.

## JFET AC Analysis

The AC resistances looking into the terminals of the transistor are called  $r_{gt}$ ,  $r_{st}$ , and  $r_{dt}$ . Just to clarify the nomenclature,  $r_{gt}$  is the AC resistance looking into the gate terminal. Note that  $r_{gt}$  does not include  $R_G$ ,  $r_{st}$  does not include  $R_S$ , and that  $r_{dt}$  does not include  $R_D$ .

### Calculation of $r_{gt}$

Since the gate to channel junction is reversed biased the impedance seen looking into the gate terminal is extremely high. For all practical purposes, we take this impedance to be infinity. In reality, it may be in the region of  $1 \times 10^8$  to over  $1 \times 10^{10}$  Ohms.

$$r_{gt} = \text{infinity} \quad \text{Eq. 2}$$

### Calculation of $r_{st}$

$$r_{st} = v_s / (-i_d) \quad \text{By Ohm's law. Negative because } i_d \text{ is defined as positive for current leaving the source. We are looking in.} \quad \text{Eq. 3}$$

$$r_{st} = 1/g_m \quad \text{Since } g_m \text{ is } i_d/v_s \quad \text{Eq. 4}$$

### Calculation of $r_{dt}$

$$r_{dt} = v_d / i_d \quad \text{By Ohm's law} \quad \text{Eq. 5}$$

$$i_d = 0 \quad \text{We note that } i_d = 0 \text{ because } v_{gs} = 0 \quad \text{Eq. 6}$$

$$r_{dt} = \text{infinity} \quad \text{This should not be surprising since we are looking into a current source. A more complete model of the JFET would show that } r_{dt} \text{ is generally between about 30,000 and 1,000,000 Ohms. Eq. 7}$$

# JFET AC Analysis

## Calculation of Input Resistance, Output Resistance, and Voltage Gain

We are now ready to use  $r_{gt}$ ,  $r_{st}$ , and  $r_{dt}$  to perform specific AC analysis for each of the three types of amplifiers. Note that the impedance calculations can now be performed by inspection.

### Common-Source analysis




Figure 3: Common-source AC model

$$r_{in} = R_G \parallel r_{gt} = R_G \quad \text{since } r_{gt} = \text{infinity} \quad \text{Eq. 8}$$

$$r_o = R_D \parallel r_{dt} = R_D \quad \text{since we are taking } r_{dt} \text{ to be infinity} \quad \text{Eq. 9}$$

To find the voltage gain, we note that:

$$v_d = -i_d * R_D = -g_m * v_{gs} * R_D \quad \text{Eq. 10}$$

$$v_s = i_d * R'_S = g_m * v_{gs} * R'_S \quad \text{Eq. 11}$$

$$\begin{aligned} v_g &= v_s + v_{gs} \\ &= g_m * v_{gs} * R'_S + v_{gs} \\ &= v_{gs} * (1 + g_m * R'_S) \end{aligned} \quad \text{Eq. 12}$$

Noting that voltage gain is  $v_d/v_g$ , then from Equations 10 and 12 we can write:

$$A_v = \frac{-g_m * R_D}{1 + g_m * R'_S} \quad \text{Eq. 13}$$

## JFET AC Analysis

The voltage gain is negative because the output signal is inverted from the input signal.

The output voltage division factor is  $R_L / (r_o + R_L)$ . Using  $r_o = R_D$ , the load gain is

$$A_{vL} = \frac{-g_m * R_D}{1 + g_m * R_S'} * \frac{R_L}{R_D + R_L} \quad \text{Eq. 14}$$

The input voltage division factor is  $r_{in} / (R_A + r_{in})$ . For most JFET amplifier circuits this voltage division factor is practically 1 since  $R_G$  is usually much greater than  $R_A$ . The net voltage gain from the source to the load is:

$$A_{vN} = \frac{R_G}{R_A + R_G} * \frac{-g_m * R_D}{1 + g_m * R_S'} * \frac{R_L}{R_D + R_L} \quad \text{Eq. 15}$$

### Common-Gate Analysis




Figure 4: Common-gate AC model

$$\begin{aligned} r_{in} &= R_S || r_{st} \\ &= R_S || (1/g_m) \\ &= R_S / (1 + g_m * R_S) \end{aligned} \quad \text{Eq. 16}$$

$$r_o = R_D || r_{dt} = R_D \quad \text{Eq. 17}$$

To find the gain we note that:

$$V_{gs} = -V_{in} \quad \text{Eq. 18}$$

## JFET AC Analysis

$$v_o = v_d = -i_d * R_D \quad \text{Eq. 19}$$

$$i_d = g_m * v_{gs} \quad \text{Eq. 20}$$

$$v_o = g_m * v_{gs} * R_D \quad \text{Eq. 21}$$

Thus, noting that gain is  $v_o/v_{in}$  we can write:

$$A_V = g_m * R_D \quad \text{Eq. 22}$$


Considering the output voltage division we can write:

$$|A_V| = \frac{g_m * R_D}{1} * \frac{R_L}{R_D + R_L} \quad \text{Eq. 23}$$

Including the input voltage division factor, the net gain from signal source to output is:

$$A_{Vn} = \frac{r_{in}}{R_A + r_{in}} * \frac{g_m * R_D}{1} * \frac{R_L}{R_D + R_L} \quad \text{Eq. 24}$$

### Common-Drain analysis



*Figure 5: Common-drain AC model*

$$r_{in} = R_G || r_{gt} = R_G \quad \text{since } r_{gt} = \text{infinity} \quad \text{Eq. 25}$$

$$\begin{aligned} r_o &= R_S || r_{st} \\ &= R_S || (1/g_m) \\ &= R_S / (1 + g_m * R_S) \end{aligned} \quad \text{Eq. 26}$$

## JFET AC Analysis

To calculate gain we note that:

$$v_o = v_s = i_d * R_S = g_m * v_{gs} * R_S \quad \text{Eq. 27}$$

$$\begin{aligned} v_{gs} &= v_{in} - v_o \\ &= v_{in} - i_d * R_S \\ &= v_{in} - g_m * v_{gs} * R_S \end{aligned} \quad \text{Eq. 28}$$

Thus,

$$v_{in} = v_{gs} * (1 + g_m * R_S) \quad \text{Eq. 29}$$

Noting that voltage gain is  $v_o/v_{in}$  we can write:

$$A_v = \frac{g_m * R_S}{1 + g_m * R_S} \quad \text{Eq. 30}$$

Including the output voltage division factor we can write:

$$A_{v1} = \frac{g_m * R_S}{1 + g_m * R_S} * \frac{R_L}{r_o + R_L} \quad \text{Eq. 31}$$

By factoring in the output impedance, Equation 31 can also be written as

$$A_{v1} = \frac{g_m * R_S || R_L}{1 + g_m * R_S || R_L} \quad \text{Eq. 32}$$

The net loaded gain from signal source to load is:

$$A_{vN} = \frac{R_G}{R_A + R_G} * \frac{g_m * R_S || R_L}{1 + g_m * R_S || R_L} \quad \text{Eq. 33}$$