

Op-Amp DC Error Analysis

by Kenneth A. Kuhn
Dec. 28, 2007, rev. Sept. 13, 2014

Introduction

Operational amplifiers are often treated as perfect or ideal. But all op-amps have imperfections that at some level limit what can be done. The purpose of this article is to illustrate how to analyze an op-amp circuit for the three most commonly considered errors – offset voltage, bias current, and offset bias current. We will use ideal op-amp analysis methods and superposition to analyze each effect independently and then combine the results.

Input offset voltage

All op-amps will have an input offset voltage that is defined as the voltage difference between the non-inverting input and the inverting input with the amplifier in a static (i.e. not dynamic) condition with the output not in saturation. The input offset voltage is often single digit millivolts or less but the effect on the output voltage can be considerably more as it is amplified by the non-inverting DC gain of the amplifier. The basic circuit for analysis is shown in Figure 1. Note that this could be the circuit for either a non-inverting amplifier or an inverting amplifier. The actual amplifier type makes no difference on the effect the input offset voltage will have on the output voltage. Whatever input voltage sources there are have been set to zero for superposition analysis of offset voltage.




Figure 1: Circuit for offset voltage analysis

$$V_{in}^+ = 0.0 \quad \text{Eq. 1}$$

$$V_{in}^- = V_o * R_1 / (R_1 + R_2) \quad \text{Eq. 2}$$

Op-Amp DC Error Analysis

$$V_{in}^+ - V_{in}^- = V_{os} \quad (\text{by definition}) \quad \text{Eq. 3}$$

$$0.0 - V_o * R_1 / (R_1 + R_2) = V_{os} \quad \text{Eq. 4}$$

Solving for V_o gives

$$V_o = -V_{os} * (1 + R_2/R_1) \quad \text{Eq. 5}$$

Equation 5 assumes we know the polarity of V_{os} . Except for specific cases where we measure V_{os} in the laboratory all we know is the maximum magnitude from the data sheet. In application, polarity is not important as it is random. It is the magnitude of the error that we are interested in. A real circuit might not be this simple. All that matters is the non-inverting DC gain. Thus we write

$$V_o|_{V_{os}} = |V_{os}| * \text{non-inverting DC gain} \quad \text{Eq. 6}$$

We use Equation 6 even if the amplifier is inverting. The effect of V_{os} on the output is independent of our use of the amplifier. Equation 6 shows that a small input offset voltage can turn into a large output offset voltage if the closed loop DC gain is high.

Bias current and offset bias current

There is a bias current, I_B , associated with each input of the op-amp. Although this current is typically in the nanoampere region and less it causes voltages to appear across the resistances connected to the inputs. These voltages are amplified by the non-inverting DC gain of the amplifier and the result is a voltage offset on the output. Our purpose here is to analyze for the magnitude of this output voltage offset. Bias current by definition is current into the op-amp terminals. It is not unusual for the actual current to be out of the terminal – this would be a negative bias current. We will not worry about the sign of the bias current since in the final result we will only be interested in the magnitude.

Associated with the bias current is what is known as offset bias current, I_{Bos} . What this means is that the bias current into each input terminal of the amplifier is not necessarily the same – in fact they never are. Before we proceed we need formal definitions of bias and offset bias currents.

$$I_B = (I_B^+ + I_B^-) / 2 \quad \text{Eq. 7}$$

$$I_{Bos} = I_B^+ - I_B^- \quad \text{Eq. 8}$$

The data sheet for an op-amp will show the maximum magnitudes of I_B and I_{Bos} but will never show I_B^+ and I_B^- as there is no way to know specifically what they are. All we can know is that they are within the specified range. However, this does not prevent us from formulating some useful equations based on the unknown I_B^+ and I_B^- .

Op-Amp DC Error Analysis

For our analysis we will use the circuit in Figure 2. This circuit includes a resistor, R_3 , that could be zero or could be some specific value.




Figure 2: Circuit for bias current analysis

$$V_{in}^+ = -I_{B^+} * R_3 \quad \text{Eq. 9}$$

$$V_{in}^- = -I_{B^-} * (R_1 \parallel R_2) + V_o * R_1 / (R_1 + R_2) \quad \text{Eq. 10}$$

We now set $V_{in}^+ = V_{in}^-$

$$-I_{B^+} * R_3 = -I_{B^-} * (R_1 \parallel R_2) + V_o * R_1 / (R_1 + R_2) \quad \text{Eq. 11}$$

We now solve for V_o

$$V_o = \frac{-I_{B^+} * R_3 + I_{B^-} * (R_1 \parallel R_2)}{R_1 / (R_1 + R_2)} = [-I_{B^+} * R_3 + I_{B^-} * (R_1 \parallel R_2)] * (1 + R_2/R_1) \quad \text{Eq. 12}$$

This is the solution except that we do not know what I_{B^+} and I_{B^-} are. However, using the definitions in reverse we can arrive at the maximum values we will use for calculations.

$$I_{B^+} = I_B + I_{Bos}/2 \quad \text{Eq. 13}$$

$$I_{B^-} = I_B - I_{Bos}/2 \quad \text{Eq. 14}$$

Substituting Equations 13 and 14 into Equation 12 gives

$$V_o = \{[(I_B - I_{Bos}/2) * (R_1 \parallel R_2)] - [(I_B + I_{Bos}/2) * R_3]\} * (1 + R_2/R_1) \quad \text{Eq. 15}$$

Op-Amp DC Error Analysis

Separating the IB and IBos terms gives

$$V_o = \{ [IB * ((R1 \parallel R2) - R3)] - [(IBos/2) * ((R1 \parallel R2 + R3))] \} * (1 + R2/R1) \quad \text{Eq. 16}$$

Except for the special case where we have the actual measured values for IB and IBos we can never use Equation 16. Instead, we solve for the magnitude of each effect individually as follows using only the maximum magnitudes of IB and IBos from the data sheet.

$$V_{o|IB} = IB * ((R1 \parallel R2) - R3) * (1 + R2/R1) \quad \text{Eq. 17}$$

$$V_{o|IBos} = (IBos/2) * ((R1 \parallel R2) + R3) * (1 + R2/R1) \quad \text{Eq. 18}$$

Equation 17 reveals an interesting result. If R3 is equal to R1 \parallel R2 then the output offset voltage resulting from IB goes to zero. The process of setting these two resistances equal is known as bias current compensation. Whether one should go to the trouble of doing this depends on how the uncompensated error term compares with acceptable error. If the uncompensated error is small in comparison then there is little point in doing this. The engineer must understand when it is appropriate to skip the bias current compensation step. It never hurts to perform the step other than possibly an unneeded resistor that takes up space and cost.

Equation 18 reveals that it is not possible to compensate for IBos. However, by making (R1 \parallel R2 + R3) small then the effect of IBos is minimized. There are practical limits to how small this term can be since the resistance has to be large enough so as not to exceed the output current capability of the op-amp. It should be noted that IBos is typically in the range of 10 to 30 percent of IB so that even with perfect bias current compensation there will still be an output offset voltage related to bias current.

Accumulative effects

Using superposition we have solved for the individual magnitudes of the three most significant DC error terms. The question now is how to combine these into a single result. A simple minded approach is to just add up the extreme numbers to establish the maximum possible offset. The real answer is to use statistical summation since there is very little correlation between the three terms and the probability of all terms being at the maximums and having the same polarity is small. Thus we take the square root of the sum of the squares.

$$V_{offset_total} \approx \sqrt{(V_{o|Vos})^2 + (V_{o|IB})^2 + (V_{o|IBos})^2} \quad \text{Eq. 19}$$

Equation 19 represents the theoretical 1 sigma error magnitude. Since only three terms are used this is kind of crude but it is the accepted method and is typical of what to expect. The absolute worst case summation is too pessimistic it very rarely occurs.